

# The Definitive Guide to SystemC

David C Black, Doulos

Presented to UT Austin class: EE382N.23  
Embedded System Design and Modeling  
UT Austin



UTexas Austin EE382N.23 Fall 2015

## The SystemC Language



- ➔ Introduction to SystemC
  - Overview and background
  - Central concepts
  - The SystemC World
  - Use cases and benefits
- [Core Concepts and Syntax](#)
- [Bus Modeling](#)

Copyright ©2014-2015 by Doulos Ltd

2

## What is SystemC?




System-level modeling language

- Network of communicating processes (c.f. HDL)
- Supports heterogeneous models-of-computation
- Models hardware and software

C++ class library

- Open source proof-of-concept simulator
- Owned by Accellera Systems Initiative



Communicating processes

Copyright © 2014-2015 by Doulos Ltd


3

UTexas Austin EE382N.23 Fall 2015

## Features of SystemC




- Modules (structure)
- Ports (structure)
- Processes (computation, concurrency)
- Channels (communication)
- Interfaces (communication refinement)
- Events (time, scheduling, synchronization)
- Data types (hardware, fixed point)




Copyright © 2014-2015 by Doulos Ltd

4



UTexas Austin EE382N.23 Fall 2015



## Accellera Systems Initiative



Formed from Open-SystemC Initiative (OSCI) and Acœllera  
Website <http://www.accellera.org/community/systemc>

### National Users Groups

- <http://www-ti.informatik.uni-tuebingen.de/~systemc>
- <http://www.nascug.org>
- <http://www.iscug.in>
- Others...

### Language Working Group LWG

- IEEE 1666™ -2005
  - SystemC 2.2 released Mar 2006 (IEEE 1666 compliant)
- IEEE 1666™ -2011
  - SystemC 2.3.1 released Apr 2014 (IEEE 1666 compliant)
  - Includes TLM-2

Copyright © 2014-2015 by Doulos Ltd

7

## UTexas Austin EE382N.23 Fall 2015

## Other Working Groups



### Verification Working Group VWG

- SystemC Verification (SCV) library released 2003

### Synthesis Working Group SWG

- Synthesisable subset of SystemC

### Transaction-Level Modeling Working Group TLMWG

- TLM-1.0 released May 2005
- TLM-2.0 released June 2008
- TLM-2.0 part of IEEE 1666-2011

### Analog and Mixed Signal Working Group AMSWG

### Control, Configuration & Inspection Working Group CCIWG

Copyright © 2014-2015 by Doulos Ltd

8

## What can you do with SystemC?




- Discrete Event Simulation (events, time)
  - Register Transfer Level (delta delays, bus resolution)
  - Transaction Level (communication using function calls)
  - Kahn Process Networks (infinite fifos, reads block when empty)
  - Dataflow (input-execution-output stages)
  - CSP (rendezvous, blocking reads & writes)
  
- Continuous Time or Frequency Domain (Analog)  
SystemC AMS
- NOT gate level
  
- NOT abstract RTOS modeling (process scheduling, priorities, pre-emption)  
(originally planned as version 3)

Copyright © 2014-2015 by Doulos Ltd

9

UTexas Austin EE382N.23 Fall 2015



## What is SystemC Used For?



- Virtual Platform
  - Architectural exploration, performance modeling
  - Software development
  - Reference model for functional verification
  - Available before RTL - **early!**
  - Simulates much faster than RTL - **fast!**
- High-level synthesis
- Used by
  - Architects, software, hardware, and verification engineers

Copyright © 2014-2015 by Doulos Ltd


11

## UTexas Austin EE382N.23 Fall 2015

## SystemC is Glue!



- Transaction-level modeling is communication-centric



```

            graph TD
                Bus[Native SystemC Bus model] --> ISS[ISS]
                Bus --> Cplusplus[C/C++]
                Bus --> VHDL[VHDL Verilog]
                Bus --> HWIP[Native SystemC H/W IP]
                ISS --> OC[Object code]
            
```

Copyright © 2014-2015 by Doulos Ltd

12

## Why SystemC in Particular?



- Industry standard IEEE 1666™
- Open-source C++ simulator
  - Available across multiple platforms (Linux, Windows, Mac)
  - No vendor lock-in, no licensing issues
- Easy integration with the C/C++ world
- Easy to put SystemC wrappers around existing HDL or C models
- Wide availability of tools, models and know-how
- Mature tool vendor support for co-simulation and debug

Copyright © 2014-2015 by Doulos Ltd

13

UTexas Austin EE382N.23 Fall 2015

## SystemC Data Types



In namespace `sc_dt::`

Template	Base class	Description
<code>sc_int&lt;W&gt;</code>	<code>sc_int_base</code>	Signed integer, $W < 65$
<code>sc_uint&lt;W&gt;</code>	<code>sc_uint_base</code>	Unsigned integer, $W < 65$
<code>sc_bigint&lt;W&gt;</code>	<code>sc_signed</code>	Arbitrary precision signed integer
<code>sc_bignint&lt;W&gt;</code>	<code>sc_unsigned</code>	Arbitrary precision unsigned integer (intermediate results unbounded)
<code>sc_logic</code>		4-valued logic: '0' '1' 'X' 'Z'
<code>sc_bv&lt;W&gt;</code>	<code>sc_bv_base</code>	Bool vector
<code>sc_lv&lt;W&gt;</code>	<code>sc_lv_base</code>	Logic vector
<code>sc_fixed&lt;&gt;</code>	<code>sc_fix</code>	Signed fixed point number
<code>sc_ufixed&lt;&gt;</code>	<code>sc_ufix</code>	Unsigned fixed point number

Copyright © 2014-2015 by Doulos Ltd

14

## Data Type Characteristics



	C++	SystemC	SystemC	SystemC
Unsigned	<b>unsigned int</b>	<b>sc_bv, sc_lv</b>	<b>sc_uint</b>	<b>sc_biguint</b>
Signed	<b>int</b>		<b>sc_int</b>	<b>sc_bigint</b>
Precision	Host-dependent	Limited precision	Limited precision	Unlimited precision
Operators	C++ operators	No arithmetic operators	Full set of operators	Full set of operators
Speed	<b>Fastest</b>	Faster	Slower	<b>Slowest</b>


Copyright © 2014-2015 by Doulos Ltd

15

UTexas Austin EE382N.23 Fall 2015

## Modules





Instances of other modules - hierarchy

Copyright © 2014-2015 by Doulos Ltd

16

## Example: Simple Multiplier



```

// mult.h
#include <systemc>

SC_MODULE (Mult)
{
  sc_in<int> a;
  sc_in<int> b;
  sc_out<int> f;

  SC_CTOR (Mult);

  void action();
};
                    
```

```

// mult.cpp
#include "mult.h"
using namespace sc_core;

Mult::Mult
( sc_module_name nm )
: sc_module( nm )
{
  SC_HAS_PROCESS (Mult);
  SC_METHOD (action);
  sensitive << a << b;
}

void Mult::action(void)
{
  f = a * b;
}
                    
```

**Class** → SC\_MODULE (Mult)

**Ports** → { sc\_in<int> a; sc\_in<int> b; sc\_out<int> f;

**Constructor** → SC\_CTOR (Mult);

**Process** → void action();


Copyright © 2014-2015 by Doulos Ltd

17

UTexas Austin EE382N.23 Fall 2015

## The Test Bench





The diagram shows a test bench with three modules: Stim, Mult (f = a \* b), and Mon. A testclk signal is distributed to all. Stim has two output ports, asig and bsig, which connect to the input ports of the Mult module. The Mult module has one output port, fsig, which connects to the input port of the Mon module. Each module has bidirectional control ports. Red arrows point to the module boxes, port symbols, and channel lines.

**Module** → Stim, Mult, Mon

**Port** → asig, bsig, fsig

**Channel** → asig, bsig, fsig

Copyright © 2014-2015 by Doulos Ltd

18

## Module Instantiation



```

SC_MODULE (Top)
{
    sc_signal<int> asig, bsig, fsig;
    sc_clock testclk;

    Stim stim1;
    Mult uut;
    Mon mon1;

    SC_CTOR (Top)
    : testclk("testclk", 10, SC_NS),
      stim1("stim1"), uut("uut"), mon1("mon1")
    {
        ...
    }
}
    
```

Channels

Modules

String name of instance (constructor argument)

Copyright © 2014-2015 by Doulos Ltd

 19

UTexas Austin EE382N.23 Fall 2015

## Port Binding



```

...

stim1.a(asig);
stim1.b(bsig);
stim1.clk(testclk);

uut.a(asig);
uut.b(bsig);
uut.f(fsig);

mon1.a.bind(asig);
mon1.b.bind(bsig);
mon1.f.bind(fsig);
mon1.clk.bind(testclk);
}
};
    
```

Alternative function

Port name

Channel name

Copyright © 2014-2015 by Doulos Ltd

20

## sc\_main



- sc\_main is the entry point to a SystemC application

```

#include "systemc.h"
#include "top.h"

int sc_main(int argc, char* argv[])
{
    Top top("top");
    sc_start();
    return 0;
}
    
```

Called from main()


Instantiate one top-level module


End elaboration, run simulation

Copyright © 2014-2015 by Doulos Ltd


21

UTexas Austin EE382N.23 Fall 2015





UTexas Austin EE382N.23 Fall 2015





## sc\_time



- Simulation time is a 64-bit unsigned integer
- Time resolution is programmable - must be power of 10 x fs
- Resolution can be set once only, before use and before simulation
- Default time resolution is 1 ps

```
enum sc_time_unit {SC_FS, SC_PS, SC_NS, SC_US, SC_MS, SC_SEC};
```

```
sc_time(double, sc_time_unit); Constructor
```


```
void    sc_set_time_resolution(double, sc_time_unit);
sc_time sc_get_time_resolution();
```


```
const sc_time& sc_time_stamp(); Get current simulation time
```

Copyright © 2014-2015 by Doulos Ltd

27

UTexas Austin EE382N.23 Fall 2015





UTexas Austin EE382N.23 Fall 2015

- ### Kinds of Channel
- Primitive channels
    - Implement one or more interfaces
    - Derived from `sc_prim_channel`
    - Have access to the update phase of the scheduler
    - Examples - `sc_signal`, `sc_signal_resolved`, `sc_fifo`
  - Hierarchical channels
    - Implement one or more interfaces
    - Derived from `sc_module`
    - Can instantiate ports, processes and modules
  - Minimal channels - implement one or more interfaces
- Copyright © 2014-2015 by Doulos Ltd. 30

## Built-in Primitive Channels



Channel	Interfaces	Events
sc_signal<T>	sc_signal_in_if<T> sc_signal_inout_if<T>	value_changed_event( )
sc_buffer<T>	Same as sc_signal	On every write()
sc_signal_resolved sc_signal_rv<W>	Same as sc_signal<sc_logic>	Same as sc_signal
sc_clock	Same as sc_signal<bool>	posedge & negedge
sc_fifo<T>	sc_fifo_in_if<T> sc_fifo_out_if<T>	data_written_event() data_read_event()
sc_mutex	sc_mutex_if	n/a
sc_semaphore	sc_semaphore_if	n/a
sc_event_queue	n/a	Every notify() invocation


Copyright © 2014-2015 by Doulos Ltd

31

## UTexas Austin EE382N.23 Fall 2015

## Interface Method Call





An interface declares of a set of methods (pure virtual functions)

An interface is an abstract base class of the channel

A channel *implements* one or more interfaces (c.f. Java)

A module calls interface methods via a port

Copyright © 2014-2015 by Doulos Ltd

32

## Declare the Interface



Important

```

#include "systemc"
class queue_if : virtual public sc_core::sc_interface
{
public:
    virtual void put(char c) = 0;
    virtual char get(void) = 0;
};

```

Copyright © 2014-2015 by Doulos Ltd

33

UTexas Austin EE382N.23 Fall 2015

## Queue Channel Implementation



```

#include "queue_if.h"
class Queue : public queue_if, public sc_core::sc_object
{
public:
    Queue(char* nm, int _sz)
    : sc_core::sc_object(nm), sz(_sz)
    { data = new char[sz]; w = r = n = 0; }

    void put(char c);
    char get(void);

private:
    char* data;
    int sz, w, r, n;
};

```

Implements interface methods


Copyright © 2014-2015 by Doulos Ltd

34

## Understanding Ports



Port
Required interface
Provided interface



```

Module
  Process
  sc_port<i_f> p;
  p->method();
            
```

```

Channel
  struct Chan: i_f, sc_module
  {
    void method() {...}
  };
            
```

```

struct i_f: virtual sc_interface
{
  virtual void method() = 0;
};
            
```

Copyright © 2014-2015 by Doulos Ltd

35

UTexas Austin EE382N.23 Fall 2015

## Queue Ports




```

class Producer : public sc_core::sc_module
{
public:
  sc_core::sc_port<queue_put_if> out;

  void do_puts ();

  SC_CTOR (Producer)
  {
    SC_THREAD (do_puts);
  }
};
            
```

queue\_put\_if
queue\_get\_if



Copyright © 2014-2015 by Doulos Ltd

36

## Calling Methods via Ports



```

#include <systemc>
#include "producer.h"
using namespace sc_core;

void Producer::do_puts ()
{
    std::string txt = "Hello World.";
    for (int i = 0; i < txt.size(); i++)
    {
        wait(SC_ZERO_TIME);

        out->put(txt[i]);
    }
}
    
```

Note: -> overloaded

Interface Method Call

Copyright © 2014-2015 by Doulos Ltd
37

UTexas Austin EE382N.23 Fall 2015


## Why Ports?




- Ports allow modules to be independent of their environment
- Ports support elaboration-time checks (register\_port, end\_of\_elaboration)
- Ports can have data members and member functions




Copyright © 2014-2015 by Doulos Ltd
38




UTexas Austin EE382N.23 Fall 2015





UTexas Austin EE382N.23 Fall 2015



## Coding Styles



**Loosely-timed** = as fast as possible

- Register-accurate
- Only sufficient timing detail to boot O/S and run multi-core systems
- `b_transport` – each transaction completes in one function call
- Temporal decoupling
- Direct memory interface (DMI)

**Approximately-timed** = just accurate enough for performance modeling


- *aka* cycle-approximate or cycle-count-accurate
- Sufficient for architectural exploration
- `nb_transport` – each transaction has 4 timing points (extensible)


Guidelines only – not definitive

Copyright © 2014-2015 by Doulos Ltd


43


## UTexas Austin EE382N.23 Fall 2015






UTexas Austin EE382N.23 Fall 2015





UTexas Austin EE382N.23 Fall 2015



## Initiator and Target Sockets



Initiator socket



Initiator

Interface methods

```
class tlm_fw_transport_if<>
{
  b_transport ()
  nb_transport_fw()
  get_direct_mem_ptr()
  transport_dbg()
}

class tlm_bw_transport_if<>
{
  nb_transport_bw()
  invalidate_direct_mem_ptr()
}
```

Target socket



Target

• Sockets provide fw and bw paths, and group interfaces

Copyright © 2014-2015 by Doulos Ltd
49

UTexas Austin EE382N.23 Fall 2015

## Socket Binding




```
SC_MODULE(Top) {
  Initiator *init;
  Target *targ;


  SC_CTOR(Top) {
    init = new Initiator("init");
    targ = new Target("targ");
    init->init_socket.bind( targ->targ_socket );
  }
  ...
}
```


*Bind initiator socket to target socket*

Copyright © 2014-2015 by Doulos Ltd
50




UTexas Austin EE382N.23 Fall 2015






UTexas Austin EE382N.23 Fall 2015



## The Quantum



Quantum can be set by user



- Typically, all initiators use the same global quantum
- Individual initiators can be permitted to sync more frequently
- Not obliged to use the quantum at all if there are explicit synchronization points
- Quantum could be changed dynamically to “zoom in” (but no explicit support)


Copyright © 2014-2015 by Doulos Ltd

55

UTexas Austin EE382N.23 Fall 2015

## Causality with b\_transport





```

sequenceDiagram
    participant I as Initiator
    participant IC1 as Interconnect
    participant IC2 as Interconnect
    participant T as Target

    I->>IC1: b_transport
    Note over IC1: Modifies address
    IC1->>IC2: b_transport
    Note over IC2: Modifies address
    IC2->>T: b_transport
    Note over T: Target modifies attributes
    T-->>IC2: return
    IC2-->>IC1: return
    IC1-->>I: return
    Note over I: Initiator checks response
    
```

Copyright © 2014-2015 by Doulos Ltd

56

## Timing Annotation and b\_transport



```

virtual void b_transport ( TRANS& trans , sc_core::sc_time& delay )
{
    Behave as if method were called at sc_time_stamp() + delay
    ...
    delay = delay + latency;
}
    
```

```

socket->b_transport( transaction, delay );


    Behave as if method returned at sc_time_stamp() + delay
    
```

- Recipient may
  - Execute transactions immediately, out-of-order – Loosely-timed
  - Schedule transactions to execute at proper time – Approx-timed
  - Pass on the transaction with the timing annotation

Copyright © 2014-2015 by Doulos Ltd

57

UTexas Austin EE382N.23 Fall 2015




## AT and CA




- No running ahead of simulation time; everything stays in sync

AT / nb\_transport



Wake up at significant timing points

CA



Wake up every cycle


Copyright © 2014-2015 by Doulos Ltd

59

UTexas Austin EE382N.23 Fall 2015

## Extensions





Copyright © 2014-2015 by Doulos Ltd

60

## Accellera Systems Initiative



- Current Accellera Board Members
  - AMD
  - ARM
  - Cadence Design Systems Inc
  - Freescale Semiconductor
  - Intel Corporation
  - Mentor Graphics
  - NXP Semiconductors
  - Qualcomm Inc
  - Renesas Mobile
  - ST Microelectronics
  - Synopsys
  - Texas Instruments
- Website <http://www.accellera.org>
- European and North American SystemC Users Groups (and others)
  - <http://www-ti.informatik.uni-tuebingen.de/~systemc>
  - <http://www.nascug.org>

Copyright © 2013 Doulos Ltd

61

UTexas Austin EE382N.23 Fall 2015

## For More FREE Information



- IEEE 1666
 

[standards.ieee.org/getieee/1666/download/1666-2011.pdf](http://standards.ieee.org/getieee/1666/download/1666-2011.pdf)
- ASI SystemC 2.3.1
 

[www.accellera.org](http://www.accellera.org)
- On-line tutorials
 

[www.doulos.com/knowhow/systemc](http://www.doulos.com/knowhow/systemc)

Copyright © 2014-2015 by Doulos Ltd

62



Delivering Know-How [www.doulos.com](http://www.doulos.com)

- Hardware Design**
  - » VHDL » Verilog » SystemVerilog
- Embedded Systems and ARM**
  - » C » C++ » UML » RTOS » Linux » Yocto
  - » ARM Cortex » Python » Android » OpenCL » OpenGL
- ESL & Verification**
  - » SystemC » TLM-2.0 » SystemVerilog
  - » OVM/VMM/UVM » Perl » Tcl/Tk

All trademarks acknowledged

UTexas Austin EE382N.23 Fall 2015